JPH0312723B2 - - Google Patents
Info
- Publication number
- JPH0312723B2 JPH0312723B2 JP57117204A JP11720482A JPH0312723B2 JP H0312723 B2 JPH0312723 B2 JP H0312723B2 JP 57117204 A JP57117204 A JP 57117204A JP 11720482 A JP11720482 A JP 11720482A JP H0312723 B2 JPH0312723 B2 JP H0312723B2
- Authority
- JP
- Japan
- Prior art keywords
- microprocessor
- clock
- output
- input
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Control By Computers (AREA)
- Testing Or Calibration Of Command Recording Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57117204A JPS598009A (ja) | 1982-07-06 | 1982-07-06 | マイクロプロセツサ制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57117204A JPS598009A (ja) | 1982-07-06 | 1982-07-06 | マイクロプロセツサ制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS598009A JPS598009A (ja) | 1984-01-17 |
JPH0312723B2 true JPH0312723B2 (en]) | 1991-02-20 |
Family
ID=14705959
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57117204A Granted JPS598009A (ja) | 1982-07-06 | 1982-07-06 | マイクロプロセツサ制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS598009A (en]) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6231403A (ja) * | 1985-07-31 | 1987-02-10 | Noritsu Co Ltd | 制御装置 |
JPH0418042Y2 (en]) * | 1985-11-18 | 1992-04-22 | ||
US7378674B2 (en) | 2002-04-30 | 2008-05-27 | International Currency Technologies Corporation | Magnetic verification system for bill acceptor |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS584285Y2 (ja) * | 1978-08-22 | 1983-01-25 | 三洋電機株式会社 | 音響装置 |
-
1982
- 1982-07-06 JP JP57117204A patent/JPS598009A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS598009A (ja) | 1984-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2595314B2 (ja) | 誤書き込み防止機能を備えたicカ―ド | |
JPH0312723B2 (en]) | ||
EP0388116A1 (en) | Timer circuit | |
JPH0320775B2 (en]) | ||
JPH0219931A (ja) | マイクロプロセッサのテストモード制御方式 | |
JP3016852B2 (ja) | データ処理装置 | |
JPS5814626A (ja) | マイクロプロセッサ | |
JPS61165143A (ja) | Cpuの誤動作防止方式 | |
JP3224554B2 (ja) | スケジュール制御装置 | |
KR950007268B1 (ko) | 주파수 측정기 | |
JP2718402B2 (ja) | インサーキット・エミュレータ内蔵用の時間測定回路 | |
JPS63250743A (ja) | テストモ−ド設定方式 | |
JPS6329226B2 (en]) | ||
KR950013602B1 (ko) | 주파수 측정장치 | |
JPS61274514A (ja) | 接点出力計数方法および装置 | |
JPS61101802A (ja) | 非常停止信号入力回路 | |
JPH0384479A (ja) | 信号幅測定装置 | |
JPH05143199A (ja) | リセツト回路 | |
KR940008853B1 (ko) | 워치독 타이밍 회로 | |
JPS6035822A (ja) | 制御回路の誤動作防止回路 | |
JPS6359167B2 (en]) | ||
JPS6195428A (ja) | リセツト信号自己検証方式 | |
JPH04211814A (ja) | マイクロプロセッサ | |
JPS62263715A (ja) | パルス計数装置 | |
JPS59146354A (ja) | マイクロプロセツサの暴走停止装置 |